



950 Rittenhouse Rd., Norristown, PA 19403 • Tel: 215/666-7950 • TLX 846-100 MOSTECHGY VAFG

6551 ASYNCHRONOUS COMMUNICATION INTERFACE ADAPTER

CONCEPT:

The 6551 is an Asynchronous Communication Adapter (ACIA) intended to provide for interfacing the 6500/6800 microprocessor families to serial communication data sets and modems. A unique feature is the inclusion of an on-chip programmable baud rate generator, with a crystal being the only external component required.

FEATURES:

- On-chip baud rate generator: 15 programmable baud rates derived from a standard 1.8432 MHz external crystal (50 to 19,200 baud).
- Programmable interrupt and status register to simplify software design.
- Single +5 volt power supply.
- Serial echo mode.
- False start bit detection.
- 8-bit bi-directional data bus for direct communication with the microprocessor.
- External 16x clock input for non-standard baud rates (up to 125 Kbaud).
- Programmable: word lengths; number of stop bits; and parity bit generation and detection.
- Data set and modem control signals provided.
- Parity: (odd, even, none, mark, space).
- Full-duplex or half-duplex operation.
- 5, 6, 7, 8 and 9 bit transmission.

ORDER NUMBER

MXS 6551

FREQUENCY RANGE
NO SUFFIX = 1 MHz
A = 2 MHz
B = 3 MHz


PACKAGE DESIGNATOR
C = CERAMIC
P = PLASTIC

6551 PIN CONFIGURATION

GND	1	28	R/W
CS ₀	2	27	∅2
CS ₁	3	26	IRQ
RES	4	25	DB ₇
RxC	5	24	DB ₆
XTAL1	6	23	DB ₅
XTAL2	7	22	DB ₄
RTS	8	21	DB ₃
CTS	9	20	DB ₂
TxD	10	19	DB ₁
DTR	11	18	DB ₀
RxD	12	17	DSR
RS ₀	13	16	DCD
RS ₁	14	15	VCC



Figure 1. Block Diagram



ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Allowable Range
Supply Voltage	V _{CC}	-0.3V to +7.0V
Input/Output Voltage	V _{IN}	-0.3V to +7.0V
Operating Temperature	T _{OP}	0°C to 70°C
Storage Temperature	T _{STG}	-55°C to 150°C


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

All inputs contain protection circuitry to prevent damage to high static charges. Care should be exercised to prevent unnecessary application of voltages in excess of the allowable limits.

ELECTRICAL CHARACTERISTICS (V_{CC} = 5.0V ± 5%, T_A = 25°C, unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Input High Voltage	V _{IH}	2.0	—	V _{CC}	V
Input Low Voltage	V _{IL}	-0.3	—	0.8	V
Input Leakage Current: V _{IN} =0 to 5V. (ϕ 2, R/W, RES, CS ₀ , CS ₁ , RS ₀ , RS ₁ , CTS, Rx _D , DCD, DSR)	I _{IN}	—	±1.0	±2.5	μA
Input Leakage Current for High Impedance State (Three State)	I _{TSI}	—	±2.0	±10.0	μA
Output High Voltage: I _{LOAD} =-100μA	V _{OH}	2.4	—	—	V
Output Low Voltage: I _{LOAD} = 1.6mA (DB ₀ -DB ₇ , Tx _D , Rx _C , RTS, DTR, IRQ)	V _{OL}	—	—	0.4	V
Output High Current (Sourcing): V _{OH} =2.4V	I _{OH}	-100	-1000	—	μA
Output Low Current (Sinking): V _{OL} =0.4V	I _{OL}	1.6	—	—	μA
Output Leakage Current (off state): V _{OUT} =5V (IRQ)	I _{OFF}	—	1.0	10.0	μA
Clock Capacitance (ϕ 2)	C _{CLK}	—	—	20	pF
Input Capacitance (except XTAL1 and XTAL2)	C _{IN}	—	—	10	pF
Output Capacitance	C _{OUT}	—	—	10	pF
Power Dissipation	P _D	—	350	500	mw

Figure 2.
Write Timing Characteristics




WRITE CYCLE ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0$ to $70^\circ C$, unless otherwise noted)

Characteristic	Symbol	6551		6551A		Unit
		Min	Max	Min	Max	
Cycle Time	t_{CYC}	1.0	40	0.5	40	μs
$\phi 2$ Pulse Width	t_C	470	—	235	—	ns
Address Set-Up Time	t_{ACW}	180	—	90	—	ns
Address Hold Time	t_{CAH}	0	—	0	—	ns
R/\overline{W} Set-Up Time	t_{WCW}	180	—	90	—	ns
R/\overline{W} Hold Time	t_{CWH}	0	—	0	—	ns
Data Bus Set-Up Time	t_{DCW}	300	—	150	—	ns
Data Bus Hold Time	t_{HW}	10	—	10	—	ns

(t_r and $t_f = 10$ to 30 ns)


Figure 3.
Read Timing Characteristics



READ CYCLE ($V_{CC} = 5.0V \pm 5\%$, $T_A = 0$ to $70^\circ C$, unless otherwise noted)


Characteristic	Symbol	6551		6551A		Unit
		Min	Max	Min	Max	
Cycle Time	t_{CYC}	1.0	40	0.5	40	μs
Pulse Width ($\phi 2$)	t_C	470	—	235	—	ns
Address Set-Up Time	t_{ACR}	180	—	90	—	ns
Address Hold Time	t_{CAR}	0	—	0	—	ns
R/\overline{W} Set-Up Time	t_{WCR}	180	—	90	—	ns
Read Access Time	t_{CDR}	—	395	—	200	ns
Read Hold Time	t_{HR}	10	—	10	—	ns

(t_r and $t_f = 10$ to 30 ns)



NOTE: TxD rate is 1/16 TxC rate.

Figure 4a. Transmit Timing with External Clock



NOTE: Rx rate is 1/16 RxC rate.

Figure 4c. Receive External Clock Timing




Figure 4b. Interrupt and RTS Timing

TRANSMIT/RECEIVE CHARACTERISTICS

Characteristic	Symbol	6551		6551A		Unit
		Min	Max	Min	Max	
Transmit/Receive Clock Rate	tCCY	0.5*	—	0.5*	—	μs
Transmit/Receive Clock High Time	tCH	235	—	235	—	ns
Transmit/Receive Clock Low Time	tCL	235	—	235	—	ns
XTAL1 to TxD Propagation Delay	tDD	—	500	—	500	ns
RTS Propagation Delay	tRTS	—	500	—	500	ns
IRQ Propagation Delay (Clear)	tIRQ	—	500	—	500	ns

(t_r, t_f = 10 to 30 nsec)

*The baud rate with external clocking is:
$$\text{Baud Rate} = \frac{1}{16 \times t_{CCY}}$$

INTERFACE SIGNAL DESCRIPTION

RES (Reset)

During system initialization a low on the RES input will cause internal registers to be cleared.

φ2 (Input Clock)

The input clock is the system φ2 clock and is used to trigger all data transfers between the system microprocessor and the 6551.

R/W (Read/Write)

The R/W is generated by the microprocessor and is used to control the direction of data transfers. A high on the R/W pin allows the processor to read the data supplied by the 6551. A low on the R/W pin allows a write to the 6551.

IRQ (Interrupt Request)

The IRQ pin is an interrupt signal from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common IRQ microprocessor input. Normally a high level, IRQ goes low when an interrupt occurs.

DB0 — DB7 (Data Bus)

The DB0-DB7 pins are the eight data lines used for transfer of data between the processor and the 6551. These lines are bi-directional and are normally high-impedance except during Read cycles when selected.

CS0, CS1 (Chip Selects)

The two chip select inputs are normally connected to the processor address lines either directly or through decoders. The 6551 is selected when CS0 is high and CS1 is low.

RS₀, RS₁ (Register Selects)

The two register select lines are normally connected to the processor address lines to allow the processor to select the various 6551 internal registers. The following table indicates the internal register select coding:

RS ₁	RS ₀	Write	Read
0	0	Transmit Data Register	Receiver Data Register
0	1	Programmed Reset (Data is "Don't Care")	Status Register
1	0	Command Register	
1	1	Control Register	

The table shows that only the Command and Control registers are read/write. The Programmed Reset operation does not cause any data transfer, but is used to clear the 6551 registers. The Programmed Reset is slightly different from the Hardware Reset (RES) and these differences are described in the individual register definitions.

ACIA/MODEM INTERFACE SIGNAL DESCRIPTION

XTAL1, XTAL2 (Crystal Pins)

These pins are normally directly connected to the external crystal (1.8432 MHz) used to derive the various baud rates. Alternatively, an externally generated clock may be used to drive the XTAL1 pin, in which case the XTAL2 pin must float. XTAL1 is the input pin for the transmit clock.

TxD (Transmit Data)

The TxD output line is used to transfer serial NRZ (non-return-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected.

RxD (Receive Data)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or the rate of an externally generated receiver clock. This selection is made by programming the Control Register.

RxC (Receive Clock)

The RxC is a bi-directional pin which serves as either the receiver 16x clock input or the receiver 16x clock output. The latter mode results if the internal baud rate generator is selected for receiver data clocking.

RTS (Request to Send)

The $\overline{\text{RTS}}$ output pin is used to control the modem from the processor. The state of the $\overline{\text{RTS}}$ pin is determined by the contents of the Command Register.

CTS (Clear to Send)

The $\overline{\text{CTS}}$ input pin is used to control the transmitter operation. The enable state is with $\overline{\text{CTS}}$ low. The transmitter is automatically disabled if $\overline{\text{CTS}}$ is high.

DTR (Data Terminal Ready)

This output pin is used to indicate the status of the 6551 to the modem. A low on $\overline{\text{DTR}}$ indicates the 6551 is enabled and a high indicates it is disabled. The processor controls this pin via bit 0 of the Command Register.

DSR (Data Set Ready)

The $\overline{\text{DSR}}$ input pin is used to indicate to the 6551 the status of the modem. A low indicates the "ready" state and a high, "not-ready".

DCD (Data Carrier Detect)

The $\overline{\text{DCD}}$ input pin is used to indicate to the 6551 the status of the carrier-detect output of the modem. A low indicates that the modem carrier signal is present and a high, that it is not.

INTERNAL ORGANIZATION

The Transmitter/Receiver sections of the 6551 are depicted by the block diagram in Figure 5.




Figure 5. Transmitter/Receiver Clock Circuits

Bits 0-3 of the Control Register select the divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the Transmitter, then RxC becomes an output pin and can be used to slave other circuits to the 6551.

CONTROL REGISTER

The Control Register is used to select the desired mode for the 6551. The word length, number of stop bits, and clock controls are all determined by the Control Register, which is depicted in Figure 6.




Figure 6. Control Register Format

COMMAND REGISTER

The Command Register is used to control Specific Transmit/Receive functions and is shown in Figure 7.





Figure 7. Command Register Format

STATUS REGISTER

The Status Register is used to indicate to the processor the status of various 6551 functions and is outlined in Figure 8.



	7	6	5	4	3	2	1	0
HARDWARE RESET	0	-	-	1	0	0	0	0
PROGRAM RESET	-	-	-	-	-	0	-	-

Figure 8. Status Register Format

TRANSMIT AND RECEIVE DATA REGISTERS

These registers are used as temporary data storage for the 6551 Transmit and Receive circuits. The Transmit Data Register is characterized as follows:

- Bit 0 is the leading bit to be transmitted.
- Unused data bits are the high-order bits and are "don't care" for transmission.

The Receive Data Register is characterized in a similar fashion:

- Bit 0 is the leading bit received.
- Unused data bits are the high-order bits and are "0" for the receiver.
- Parity bits are not contained in the Receive Data Register, but are stripped-off after being used for external parity checking. Parity and all unused high-order bits are "0".

